Abstract. This paper presents a power-efficient noise-canceling technique based on the feed-forward amplifiers, considering a fundamental tradeoff between noise figure (NF) and power consumption in the design of wide-band amplifiers. By suppressing the input signal of the noise cancellation amplifier, the nonlinear effect on the amplifier can be reduced, as well as the power consumption can be smaller. Furthermore, as a lower gain of the noise-canceling sub-amplifier can be achieved simultaneously, further reduction of the power consumption becomes possible. The verification of the proposed technique is conducted with Spectre simulation using 90nm CMOS process.
Introduction
Wide-band amplifiers suffer from an essential tradeoff between input impedance matching and noise figure (NF). Generally, wide-band low-noise amplifier (LNA) achieves a better noise figure when the value of g m increases. However, by conducting common input impedance matching, it is difficult to adjust g m to an expected value. The corresponding solution is introduced in [1] , which consists of a main amplifier (M i and R f ) for input impedance matching as well as signal amplification and a noise-canceling sub-amplifier for low noise figure (Fig. 1) . In this solution, channel thermal noise generated in matching and signal amplification device M i is fed back by resistance R f , and canceled by noise cancellation amplifier A v,c . By means of this, the tradeoff between the input impedance matching and the noise figure is broken, and a wide-band LNA with low noise figure becomes possible. Furthermore, the distortion generated in M i can be canceled simultaneously in a similar way. Though having these advantages, this solution has a drawback that the power consumption of the noise-canceling amplifier A v,c tends to be comparatively large. Fig.1 . Conventional noise-canceling LNA.
In this paper, a signal-suppression technique, which applies the signal-null technique [2] [3] , is proposed to suppress the power consumption of the noise-canceling amplifier. By exploiting an inverting amplifier where the output is the inverse of the input, the small-signal input of the noise-canceling amplifier A v,c can be suppressed. And for A v,c , the tradeoff between the power consumption and the nonlinearity can be mitigated. Compared with the existing solution, this proposal reduces the power consumption of the noise-canceling amplifier, while inherits the existing advantages such as breaking the tradeoff between input impedance matching and noise figure, canceling distortion.
This paper is organized as follows. Section 2 reviews the existing noise-canceling technique. Section 3 describes the detailed principle of the proposed technique. Section 4 shows the simulation results. Finally, Section 5 provides conclusions.
We remark that circuit design research for noise-cancelling technique is very active recently [4] [5] .
Conventional Noise-Canceling Technique
In this section, the conventional wide-band LNA noise-canceling technique is reviewed, which is illustrated in Fig. 1 . Low noise figure is achieved by canceling the channel thermal noise generated in matching device M i . The channel thermal noise travels in the direction y → R f → x → R s to the ground (when considering only the noise, v s =0). By circuit inspection, the noise voltage at nodes x and y are given by When v out,n,Mi =0, the goal of output noise cancellation is reached. In this case, the gain of the noise-canceling amplifier is denoted as A v,c,cancel , which is equal to , ,
= 1 +
The input impedance is Z in =1/g Mi . Correspondingly, the input impedance matching condition is g Mi =1/R s . So when the input impedance matching condition and the noise cancellation requirement are satisfied at the matching device M i and the noise-canceling amplifier A v,c respectively, low noise figure can be realized. Equation (4) expresses the voltage gain, where the input impedance is Z in =1/g Mi and the noise-canceling amplifier gain is A v,c,cancel .
Furthermore, the distortion generated in M i could be cancelled simultaneously with almost the same principle.
The drawback of this existing circuit is that its power consumption tends to be comparatively large due to the matching device M i and the noise-canceling amplifier A v,c .
Advanced Micro-Device Engineering V
Proposed Technique
The block diagram of the proposed circuit is illustrated in Fig. 2 . It consists of main amplifiers M i , R f1 , R f2 , as well as noise-canceling amplifier A v,c , which provides noise cancellation for M i . Node a, which is between the feedback resistors R f1 and R f2 , is selected as the input point for the noise-canceling amplifier A v,c .
By suppressing the small-signal input of A v,c , the nonlinear components generated in the noise-canceling amplifier can be reduced, and low power consumption becomes possible. Following the channel noise current in M i , it is easy to obtain the connection between the noise voltage v n,a,Mi at node a and the noise voltage v n,x,Mi at node x (i.e. the input noise voltage of the existing noise-canceling circuit) is: v n,a,Mi > v n,x,Mi . Compared with the existing circuit, the proposed one realizes a lower power consumption by breaking the tradeoff between the impedance matching and the noise figure, and simultaneously providing low-gain characteristics to the noise-canceling amplifier A v,c , as it always enlarges the input noise voltage. The noise of R f1 passes through A v,c without amplification, which is the same as the conventional circuit. However, the noise of R f2 is amplified by A v,c , therefore the corresponding noise cancellation condition is different from M i . Firstly, consider the noise voltage. Noise current i n,Mi travels from matching device to the ground by way of feedback resisters R f1 , R f2 , R s (the noise voltage of V s is equal to 0). Noise current i n,Rf1 and i n,Rf2 pass through the feedback resisters R f1 and R f2 respectively, and then circulate back.
The noise voltages v n,a,Mi and v n,y,Mi , which are generated at node a and node y respectively, are given as follows:
The output noise voltage v n,out is , ,
The equivalent output noise |v n,out | 2 can be achieved based on equations (5) and (6). Thirdly, consider the input impedance matching. The input impedance is Z in =1/g Mi , and the corresponding input impedance matching condition is Z in =1/g Mi =R s . According to equation (4), A v,c affects the noise figurer, and g Mi influences the input impedance matching. By adjusting these two parameters, the tradeoff between the noise figure and the input impedance matching can be dissolved. Fig.4 shows the circuit diagram when the noise-canceling amplifier A v,c is implemented with CMOS inverters. From the view of node y, a source follower circuit, which consists of M3 and M2 (equivalent to a constant current source), takes the voltage at node y as input, and outputs V out with voltage shift of M3 gate-source voltage. From the view of node a, a source follower circuit, which consists of M2 and load 1/g M3 , accepts the voltage at node a as input, as outputs a g M2 /g M3 scaled replica, i.e. A v,c =g M2 /g M3 . The overall voltage gain and the noise cancellation condition are 1 1 (ii) Distortion Cancellation The distortion cancellation can be conducted on the same principle of the noise cancellation. The remained nonlinear component at node a is amplified by noise canceller A v,c , and added to the one at node y.
The generated current in matching device M i can be written as i Mi =g m v gs +iNL, and correspondingly, the voltages at node a and y are Through comparing equations (9) and (11), it is easy to understand that the optimal points of the noise cancellation and the distortion cancellation are not in alignment with each other, as the noise takes M i , R f1 , and R f2 into consideration, while the distortion takes only M i into account. So it is necessary to take both the performance of noise and the performance of distortion into design consideration.
(iii) Signal-Suppression Technique
In general, there exists a tradeoff between the MOS power consumption and the linearity. The connections between MOS drain current I D and transistor g m can be written as 2
This equation shows that when g m is constant, the lower the V GS is, the smaller the drain current I D will be. However, in terms of MOS, the lower the V GS is, the larger the nonlinear effect will be. That is to say, there exists a tradeoff between the current consumption I D (i.e. the power consumption) and the linearity.
The so-called signal-suppression technique is used to alleviate this tradeoff. By suppressing the small-signal input, the tradeoff between MOS power consumption and linearity can be mitigated.
In the proposed circuit, the small-signal voltage of node a can be changed to a lower value than that of node x (i.e. the input voltage of noise-cancelling amplifier A v,c in the existing circuit) by adjusting the value of R f2 . Correspondingly, the power consumption of M2 can be reduced.
The small-signal voltage at node a can be written as
−
According to equation (13), when 0<R f2 g Mi <2, |v a |＜|v x |. This is regarded as the signal-suppression condition. The power consumption of the noise canceller is decided by the drain current of M2. Signal-suppression technique reduces the amplitude of the input signal of M2, therefore decreases V g -V t of M2. According to equation (12), the drain current of M2 decreases correspondingly, which leads to a low power consumption of the noise-canceling amplifier A v,c .
Simulation
The proposed circuit is verified by Spectre simulation with 90nm CMOS process. Simulation circuit diagram is illustrated in Fig. 7 .
Ideal components (Analog lib) are applied for resistor and capacitor modeling, and real components (tsmc 90) are used for MOS modeling. Inverter M ia and M ib constitute the matching device. C 2 , R B2 , V B2 , C 3 , R B3 , and V B3 constitute the bias circuit for M2 and M3. i rs is set as an ideal current source in order to achieve a stable g m of M 2 . Simulation result "A v,c vs. noise figure" is illustrated in Fig.9 , where the frequency of the input signal is 1GHz and the value of R f2 varies from 0Ω to 50Ω. R f1 +R f2 is a constant value. The result shows that the noise of R f2 gives a great impact on the circuit's whole noise figure. When the value of A v,c satisfies the noise cancellation condition under different R f2 values, the corresponding "power consumption and NF" characteristics are illustrated in Fig.10 . When R f1 =350Ω, R f2 =20Ω, as well as the noise cancellation condition and the distortion condition are satisfied separately, the corresponding power consumption and frequency characteristics are compared. When R f2 =20Ω, the noise cancellation condition is A v,c =6, and the distortion condition is A v,c =4.83. When these two conditions are satisfied separately, the corresponding power consumption is 8.23mW and 9.88mW. And when these two conditions are satisfied simultaneously, e.g. A v,c =5.42, the frequency characteristics are illustrated in Fig.11 .
The two tones at 849 and 851MHz are used as input signal frequency, and the power of the third order intermodulation distortion (IMD3) at 847MHz are observed at the output in the simulation. The input third-order intercept point (IIP3) is -1.99dBm under noise cancellation condition, and -1.53dBm under distortion cancellation condition. 
Conclusion
In order to mitigate the tradeoff between the noise figure and the power consumption in wide-band LNA design, a novel scheme is proposed. This scheme employs the noise-cancelling technique, which is based on feed-forward amplifier, and the signal-suppression technique, which is capable of reducing the power consumption of the noise-cancelling amplifier.
In case of the noise-canceling amplifier A v,c , the simulation results shows that there is almost no tradeoff between the noise figure and the linearity. However, a compromise exists between the NF and the power consumption, which provides a lot of flexibility in the design of wide-band LNA. 
